EUROPEAN PATENT OFFICE

Patent Abstracts f Japan

PUBLICATION NUMBER

11110067

PUBLICATION DATE

23-04-99

APPLICATION DATE

07-10-97

APPLICATION NUMBER

09274403

APPLICANT: MITSUBISHI ELECTRIC CORP:

INVENTOR: SUGA YASUHIRO;


INT.CL.

G06F 1/10 H03K 5/13 H03L 7/099

TITLE

SEMICONDUCTOR INTEGRATED

CIRCUIT



ABSTRACT :

PROBLEM TO BE SOLVED: To surely suppress the entire EMI intensity by dividing an internal logic circuit into plural blocks and also changing the clock duty ratio that is supplied to each of these divided logic circuit blocks.

SOLUTION: An internal logic circuit 3 included in an ASIC 2 is divided into internal logic blocks 37, 38, 39 and 40. An external clock 1 is received by a PLL included in a duty ratio control circuit 3.32, and the output is taken out of every stage of a VCO. Thus, the pulses 33, 34, 35 and 36 of different duty ratios are generated and then supplied to those divided logic blocks 27 to 40 respectively as blocks. As a result, the frequency components of EMI intensity are equalized and accordingly the entire EMI intensity can be reduced.

COPYRIGHT: (C)1999,JPO